We present results on n-channel inversion-type InP metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒ with atomiclayer-deposited Al 2 O 3 gate dielectric using the gate-last process. InP MOSFETs with an equivalent oxide thickness ͑EOT͒ of 21 Å were realized with high performance including a drive current of 50 mA/mm, an extrinsic transconductance of 44.2 mS/mm, a subthreshold swing of 90 mV/dec, and a peak effective electron mobility of 745 cm 2 /Vs for a 50 m gate length. The transmission electron microscopy and X-ray photoemission spectroscopy measurements demonstrate an interface between Al 2 O 3 and InP substrates with high quality and good thermal stability. The effects of fast and slow traps on the transistor performance have also been investigated using constant electrical stress measurements and pulse measurements. ͒, but they also exhibit a fairly high off-current density ͑e.g., 5 ϫ 10 −4 mA/mm͒, 6 a small current on-off ratio ͑e.g., Ͻ10
III-V-based metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒ have attracted a great deal of interest to drive complementary metal-oxide-semiconductor technology beyond the 22 nm node in digital applications due to their higher electron mobility than that for silicon. Inversion-type MOSFETs are preferred over depletion-mode MOSFETs because of their superior immunity to drain induced barrier lowering effects, and punch-through leakage and breakdown problems. Recently, some progress has been made on inversion-type III-V MOSFETs including GaAs MOSFETs with a Si or Ge passivation layer and HfO 2 dielectrics, 1,2 or with molecular beam epitaxy ͑MBE͒ Ga 2 O 3 ͑Gd 2 O 3 ͒ dielectrics, 3, 4 InGaAs
MOSFETs with atomic-layer-deposited ͑ALD͒ Al 2 O 3 dielectrics, [5] [6] [7] or with a Si passivation layer and HfO 2 dielectrics, 8 ͒, but they also exhibit a fairly high off-current density ͑e.g., 5 ϫ 10 −4 mA/mm͒, 6 a small current on-off ratio ͑e.g., Ͻ10
4 , 6 150 7 ͒, and a large subthreshold swing ͑e.g., 240, 6 330 mV/dec 7 ͒, which cannot meet the requirement of low-power logic applications. InP inversion-type MOSFETs with ALD Al 2 O 3 have shown the capability of a high drive current density ͑e.g., 70 mA/mm for a 0.75 m gate length 10 ͒. In this paper, we have performed further work on inversion-type InP MOSFETs toward reducing the equivalent oxide thickness ͑EOT͒ of the gate dielectric, increasing the driving current capability and current onoff ratio, and studying the MOSFET's stability and charge trapping effects.
In this paper, Al 2 O 3 was deposited using ALD on a semiinsulating ͑SI͒ InP substrate, and enhancement-mode nMOSFETs were fabricated using the gate-last process. High-resolution transmission electron microscopy ͑TEM͒ shows an atomic level sharp interface between Al 2 O 3 and InP, and X-ray photoelectron spectroscopy ͑XPS͒ demonstrates no obvious InP substrate oxide increase after postdeposition annealing ͑PDA͒ with a 3 nm Al 2 O 3 capping layer. InP MOSFETs with an EOT of 21 Å have been realized and show a high drive current density of 50 mA/mm for a 50 m gate length. The extrinsic transconductance of 44.2 mS/mm and effective electron mobility of 745 cm 2 /Vs have been achieved. The threshold voltage shift of Ͻ10 mV after 1000 s, 5 MV/cm electrical stress and Յ70 mV after 1000 s, 9 MV/cm electrical stress have been obtained. The ac I d -V g using a 50 kHz gate voltage pulse is compared to the dc data. More than four times higher transconductance was observed with the pulse measurements, indicating the impact of charges at the interface and in the gate dielectric.
MOSFETs were fabricated on a SI-InP ͑100͒ substrate with a ring-type structure by the gate-last process. Figure 1 shows the schematic cross section ͑left͒ and top view ͑right͒ of the transistors. The surface oxides of InP were removed with a diluted HF cleaning followed by a ͑NH 4 ͒ 2 S dip; 13 then, 100 Å Al 2 O 3 ͑dummy gate oxides͒ was deposited by ALD with trimethylaluminum and H 2 O as the precursors at 250°C. After 35 keV, 5 ϫ 10 14 /cm 2 Si ion implantation at the source and drain regions, a post-metallization anneal ͑PMA͒ was performed at 750°C for 20 s. The Al 2 O 3 was removed after the PMA by a buffered oxide etch, and the actual final 30 Å gate oxides ͑Al 2 O 3 ͒ were deposited using ALD after surface cleaning and passivation of InP by diluted HF and ͑NH 4 ͒ 2 S. After a PDA at 500°C for 3 min, a TaN gate electrode was deposited by physical vapor deposit and AuGe/Ni/Au by E-beam evaporation for source and drain ohmic contact.
The high-resolution cross-sectional TEM analysis ͑Fig. 2a͒ shows that the interface between Al 2 O 3 and InP remains atomically sharp without any sign of interfacial reaction after PDA at 500°C for 5 min. Figures 2b and c depict the XPS of In 3d 5/2 for SI-InP substrates covered by 30 Å ALD Al 2 O 3 dielectric before and after PDA at 500°C for 3 min. We fitted the In-O bond peak at the binding energy of 0.8 eV higher than the main In-P bond peak. 14 The results show that there is no obvious increase of indium oxides after PDA, demonstrating good thermal stability of the Al 2 O 3 /InP system even when the Al 2 O 3 layer is as thin as 30 Å. Figure 3 shows the characteristics of InP MOSFETs where the gate length ͑L͒ is 5 m and the gate width ͑W͒ is 600 m. Figure  3a The effective mobility has been calculated using a split capacitance-voltage ͑C-V͒ method at a measuring frequency of 1 MHz. Figure 3d illustrates the calculated effective electron mobility as a function of gate voltage, and the maximum electron mobility of 745 cm 2 /Vs was obtained. The gate to channel capacitances vs gate bias from 10 kHz to 1 MHz with less than 5% frequency dispersion is shown in the insert of Fig. 3d . When the gate bias is 
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To investigate the positive bias instability characteristics, we applied a constant dc electrical stress on the MOSFETs. Figure 4 shows the threshold voltage shift with electrical stress fields of ͑V g − V th0 ͒/EOT = 5 MV/cm ͑V g = 1.2 V͒ and 9 MV/cm ͑V g = 2 V͒. V th0 is the threshold voltage of the fresh devices. A V th shift of less than 10 mV for 5 MV/cm electrical stress and about 70 mV for 9 MV/cm electrical stress after 1000 s is obtained. The transconductance degrades about 4% for 5 MV/cm stress and 15% for 9 MV/cm stress after 1000 s, and the drive current ͑V g = 1 V, V d = 50 mV͒ reduction is less than 2% for both 5 and 9 MV/cm stress ͑data not shown in the figure͒. Figure 5 compares the pulsed I d -V g measurement 15 under the 50 kHz gate pulse to the dc data. Pulsed V g was used to suppress the effect of transient interface states and bulk traps, and reveal more intrinsic device characteristics. The insert shows the circuit configuration for the pulse measurement. The V d of MOSFETs for both dc and pulse measurement was normalized to 1 V. Note that dc measurements result in a higher trapping in the gate stack, which give a smaller electron mobility and drive current. Pulse measurements exhibit a more than four times improvement of the transconductance. From these measurements, we can see that both the fast transient interface states and slow traps at the interface or in the dielectric reduce the transconductance of InP MOSFETs.
In conclusion, gate-last n-channel enhancement-mode MOSFETs have been fabricated with ALD Al 2 O 3 dielectric on an InP substrate, showing both a high drive current and a large current on-off ratio. An EOT of 21 Å was realized with a drive current density of 50 mA/mm, extrinsic transconductance of 44.2 mS/mm, subthreshold swing of 90 mV/dec, and high current on-off ratio of 10 6 for a 5 m gate length. The peak effective electron mobility extracted from the split C-V method is 745 cm 2 /Vs. They also show about a 70 mV threshold voltage shift and less than 2% current drift after a 1000 s, 9 MV/cm electrical stress. More than four times higher transconductance is observed with 50 kHz pulse I d -V g measurements than dc data. 
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